Specification for Approval

PRODUCT NUMBER: P25710
PRODUCT DESCRIPTION: RGS22128032WR004

CUSTOMER				
	APPROVED BY			
DATE:				

Forfuture Electron Technology CO.,Limited http://www.fetcn.com Tell:0755-88352085 Fax:0755-82704731

REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
A01	INITIAL RELEASE	2018. 01. 15	

- 2 - REV.: A01 2018/01/15

CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	6
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. LIFETIME SPECIFICATION	8
8. INTERFACE	9
8.1 FUNCTION BLOCK DIAGRAM	
8.2 PANEL LAYOUT DIAGRAM	
8.3 PIN ASSIGNMENTS	
8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
8.5 INTERFACE TIMING CHART	
9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	13
9.1 POWER ON / OFF SEQUENCE	
9.2 APPLICATION CIRCUIT	
9.3 COMMAND TABLE	
10. RELIABILITY TEST CONDITIONS	15
11. EXTERNAL DIMENSION	16
12. PACKING SPECIFICATION	17
13. OUTGOING INSPECTION PROVISION	18
14. APPENDIXES	24

1. SCOPE

2. WARRANTY

3. FEATURES

- Small molecular organic light emitting diode.
- Color: White
- Panel matrix : 128x32Driver IC : SSD1305
- Excellent quick response time.
- Extremely thin thickness for best mechanism design: 2.027mm
- High contrast: 2000:1
- Wide viewing angle: 160°
- 8-bit 6800-series Parallel Interface, 8-bit 8080-series Parallel Interface, Serial Peripheral Interface, I²C Interface.
- Wide range of operating temperature : -40 to 70 ℃
- Anti-glare polarizer.

4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	128 (W) x 32 (H)	dot
2	Dot Size	0.41 (W) x 0.39 (H)	mm ²
3	Dot Pitch	0.43 (W) x 0.41 (H)	mm ²
4	Aperture Rate	90	%
5	Active Area	55.02 (W) x 13.1 (H)	mm ²
6	Panel Size	62 (W) x 24 (H)	mm ²
7*	Panel Thickness	1.82 ± 0.1	mm
8	Module Size	62 (W) x 60 (H) x 2.027 (D)	mm ³
9	Diagonal A/A size	2.23	inch
10	Module Weight	5.78 ± 10%	gram

^{*} Panel thickness includes substrate glass, cover glass and UV glue thickness.

5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V _{DD})	-0.3	0.3 3.5 V Ta = 25 °C		IC maximum rating	
Supply Voltage (Vcc)	8	16	V	Ta = 25°C	IC maximum rating
Operating Temp.	-40	70	∞	-	-
Storage Temp	-40	85	∞	-	Note (2)
Humidity	-	85	%	-	-

Note:

- (1) Maximum ratings are those values beyond which damages to the OLED module may occur. The OLED functional operation should be restricted to the limits in the section 6. Electrical Characteristics tables.
- (2) The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80 ℃.

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{CC}	Analog power supply (for OLED panel)	Ta = 25℃	12	12.5	13	V
V_{DD}	Digital power supply	Ta = 25℃	2.4	-	3.5	V
V_{DDIO}	Power supply for I/O pins	-	1.6	-	V_{DD}	V
V _{IH}	Hi logic input level		0.8* V _{DDIO}	-	-	V
V _{IL}	Low logic input level		1	-	0.2* V _{DDIO}	V
V _{OH}	Hi logic output level		0.9* V _{DDIO}	-	-	٧
V _{OL}	Low logic output level		-	-	0.1* V _{DDIO}	V

6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current (ICC)	1	33	35	mA	All pixels on (1)
Standby mode current consumption (ICC)	ı	2	3	mA	Standby mode 10% pixels on(2)
Normal mode power consumption	-	412.5	437.5	mW	All pixels on (1)
Standby mode power consumption	-	25	37.5	mW	Standby mode 10% pixels on(2)
IDD sleep mode current	-	-	10	uA	Sleep mode Current (3)
ICC sleep mode current	-	-	10	uA	Sleep mode Current (3)
Normal Luminance	160	180		cd/m ²	Display Average
Standby Luminance	ı	20			
CIEx (White)	0.26	0.30	0.34		x, y (CIE 1931)
CIEy (White)	0.29	0.33	0.37		x, y (OIE 1931)
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

(1) Normal mode condition:

Driving Voltage: 12.5VContrast setting: 0xae

Set Vcomh: 0x3c
Frame rate: 105Hz
Duty setting: 1/32
(2) Standby mode condition:

Driving Voltage: 12.5VContrast setting: 0x0f

Set Vcomh: 0x3cFrame rate: 105HzDuty setting: 1/32

(3) Sleep mode condition:

When send 0xAE command OLED display off and memory data will be maintained.

(4) Wake up condition :

When send 0xAF command OLED will be turned on.

7. LIFETIME SPECIFICATION

ITEM	MIN	UNIT	Condition	Remark
Life Time	15,000 Hrs 200 cd/m², 50% alternating checkerboard		Note (1)	
Life Time	16,000	Hrs	180 cd/m², 50% alternating checkerboard	Note (2)
Life Time	18,000	Hrs	160 cd/m², 50% alternating checkerboard	Note (3)

Note:

- (A) Under Vcc = 12.5V, Ta = 25 °C, 50% RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (C) More command setting (Initial code), please see the application note.

(1) Setting of 200 cd/m²:

- Contrast setting: 0xc6

- Set Vcomh: 0x3c

- Frame rate : 105Hz

- Duty setting: 1/32

(2) Setting of 180 cd/m²:

- Contrast setting: 0xae

- Set Vcomh: 0x3c

- Frame rate : 105Hz

- Duty setting: 1/32

(3) Setting of 160 $cd/m^{\scriptscriptstyle 2}\,$:

- Contrast setting: 0x9a


- Set Vcomh: 0x3c

- Frame rate: 105Hz

- Duty setting: 1/32


8. INTERFACE

8.1 FUNCTION BLOCK DIAGRAM



RiTdisplay 128x32 OLED Module

8.2 PANEL LAYOUT DIAGRAM



8.3 PIN ASSIGNMENTS

PIN DULLE DECORPORTION			Setting at each interface			
NAME	PIN NO.	DESCRIPTION	8080 parallel	SPI	IIC	
1	NC	No connection.				
2	VLSS	It should be connect to Vss externally.				
3	VSS	This is ground pin.				
4	NC	No connection.				
5	VDD	Power supply pin for core logic operation.				
6	BS1	MCU bus interface selection pins.	High	Low	High	
7	BS2	woo bus interface selection pins.	High	Low	Low	
8	CS#	Chip select input.	CS#	CS#	Low	
9	RES#	Reset signal input.	RES#	RES#	RES#	
10	D/C#	Data/ Command control.	D/C#	D/C#	SA0	
11	R/W#	MCU interface input.	WR	Low	Low	
12	E/RD#	MCU interface input.	RD#	Low	Low	
13	D0		D0	SCLK	SCL	
14	D1		D1	SDIN	SDAIN	
15	D2		D2	NC	SDAout	
16	D3		D3			
17	D4	Data Bus.	D4			
18	D5		D5	Low	Low	
19	D6		D6			
20	D7		D7			
21	IREF	Reference current input pin.				
22	VCOMH	Com Voltage Output. A capacitor should be connected between this pin and VSS.				
23	VCC	Power supply for panel driving voltage.				
24	NC	No connection.				

Note

(1) Low is connected to VSS

(2) High is connected to VDD

8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is $132 \times 64 = 8448$ bits.

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

Column Address h 0x83h SEG1 h 0x82h SEG2 h 0x81h SEG2	SEG4	SEG5	99	<u>;-</u>	82	8	l	-
dress	정병	اشا		U .	1	1	1	13
		<i>t</i> Ω	SEG6	SEG7	SEG128	SEG129	SEG130	SEG131
구 합 됐시다.	되윤	펿	됩	륑	꾰	뫿	11	셤
	ox7Fh	0x7Eh	0x7Dh	0x7Ch	0x03h	0x02h	0x01h	0x00h
Row Address Solution = '1' issedian = '0' Color Diversion = '1' issedian = '0'				_	<u> </u>	_		
Row Address Row OXO OXO OXO OXO OXO OXO OXO OXO OXO OX	oxozn Oxo4h	0x05h	0x06h	0x07h	0x80h	0x81h	0x82h	0x83h
Row Address OUT Direction = '1' irection = '0'	8 8	총	lä .	8	Ö	Ö	Ö	ᆼ
OCT DICTION - 1 REGION - 0			\vdash	_	_	\vdash	_	$\vdash \vdash$
COM0 0x3Fh 0x00h D0 COM1 0x3Eh 0x01h D1				\dashv				
COM1 0x3En 0x01n D1			\vdash	-				
COM2 0::2Ch 0::02h D2				\dashv				
COM4 0x3Bh 0x04h PAGE0 D4		\vdash	\vdash	-		\vdash		\vdash
COM5 0x3Ah 0x05h D5		\vdash	\dashv			\vdash		\vdash
COM6 0x39h 0x06h D6		\vdash	\vdash	\dashv		\vdash		\vdash
COM7 0x38h 0x07h D7		\vdash	\vdash	\dashv		\vdash		\vdash
COM8 0x37h 0x08h D0			\vdash	-			_	\vdash
COM9 0x36h 0x09h D1				\dashv			\vdash	
COM10 0x35h 0x0Ah D2				\dashv				
CON411 0 241 0 0D1 D2						\vdash		\vdash
COM11 0x34h 0x08h PAGE1 D3						\vdash		М
COM13 0x32h 0x0Dh D5						\vdash		\vdash
COM14 0x31h 0x0Eh D6				\neg				
COM15 0x30h 0x0Fh D7								\Box
COM16 0x2Fh 0x10h D0			\neg					\Box
COM17 0x2Eh 0x11h D1								
COM18 0x2Dh 0x12h D2		П	o					
COM10 0-2Ch 0-12h D2								
COM20 0x2Bh 0x14h PAGE2 D4								
COM21 0x2Ah 0x15h D5								
COM22 0x29h 0x16h D6								
COM23 0x28h 0x17h D7								
:								
: :								
COM48 0x0Fh 0x30h D0								
COM49 0x0Eh 0x31h D1				\neg				
COM50 0x0Dh 0x32h D2		П	\Box					
COME1 0-001 0-221 D2			\Box					
COM51 0x0Ch 0x35h PAGE6 D3		П						
COM53 0x0Ah 0x35h D5								
COM54 0x09h 0x36h D6								
COM55 0x08h 0x37h D7								
COM56 0x07h 0x38h D0								
COM57 0x06h 0x39h D1								
COM58 0x05h 0x3Ah D2								
COM59 0x04h 0x3Bh DACE7 D3								
COM60 0x03h 0x3Ch D4								
COM61 0x02h 0x3Dh D5								
COM62 0x01h 0x3Eh D6								
COM63 0x00h 0x3Fh D7								


8.5 INTERFACE TIMING CHART


Serial Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 2.4V \text{ to } 3.5V \text{ , } V_{DDIO} = V_{DD} \text{ ,} T_A = 25^{\circ}\text{C})$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	250	-	-	ns
t _{AS}	Address Setup Time	150	-	-	ns
t _{AH}	Address Hold Time	150	-	-	ns
t _{CSS}	Chip Select Setup Time	120	-	-	ns
t _{CSH}	Chip Select Hold Time	60	-	-	ns
t _{DSW}	Write Data Setup Time	50	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	-	ns
t _{CLKL}	Clock Low Time	100	-	-	ns
t _{CLKH}	Clock High Time	100	-	-	ns
t _R	Rise Time	-	-	40	ns
t _F	Fall Time	-	-	40	ns

Serial Interface Characteristics





- 12 - REV.: A01 2018/01/15

9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT


9.1 POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SSD1305.

Power ON sequence:

- 1. Power ON V_{DD}, V_{DDIO}.
- 2. After V_{DD} , V_{DDIO} become stable, set RES# pin LOW (logic low) for at least $3us(t_1)^{(4)}$ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least $3us(t_2)$. Then Power ON V_{CC} .
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 100ms(t_{AF}).


The Power ON sequence



Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF $V_{\text{CC}}.$ $^{(1),\;(2),\;(3)}$
- 3. Wait for t_{OFF} . Power OFF V_{DD} , V_{DDIO} . (where Minimum t_{OFF} =80ms⁽⁵⁾, Typical t_{OFF} =100ms)


The Power OFF sequence



Note:

- (1) Since an ESD protection circuit is connected between V_{DD} , V_{DDIO} and V_{CC} , V_{CC} becomes lower than V_{DD} whenever V_{DD} , V_{DDIO} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in above figures.
- (2) V_{CC} should be kept disabled when it is OFF.
- (3) Power $Pins(V_{DD}, V_{CC})$ can never be pulled to ground under any circumstance.
- (4) The register values are reset after t₁.
- V_{DD} should not be Power OFF before V_{CC} Power OFF.

9.2 APPLICATION CIRCUIT



Recommend components:

C1 · C3 : 4.7uF/25V Tantalum type or VISHAY(572D475X0025A2T)

C2: 4.7uF/16V (0805) R1: 1M ohm 1% (0603)

This circuit is designed for SPI interface.

9.3 COMMAND TABLE

Refer to SSD1305 IC Spec.

10. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70 °C, 120hrs	5
3	Low temp. (Operation)	-40℃, 120hrs	5
4	High temp. / High humidity (Operation)	65℃, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40 °C ~85 °C (-40 °C /30min; transit /3min; 85 °C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. The degradation of Polarizer are ignored for item 1, 4 & 5.


Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.

11. EXTERNAL DIMENSION



12. PACKING SPECIFICATION



- 17 - REV.: A01 2018/01/15

13. OUTGOING INSPECTION PROVISION

1. 抽樣方法 / SAMPLING METHOD

(1) MIL-STD-1916 / 驗證水準 level III / 正常檢驗 / 單次樣品檢驗 MIL-STD-1916 / inspection level III / normal inspection / single sample inspection

(2) 主要缺陷 Level Ⅲ;次要缺陷 Level Ⅱ

Major Level III; Minor Level II

		MIL-ST	D-1916	樣本代字	Z對照表			
+14.5	驗證水準(VL)							
批量	VII	VI	V	IV	III	II	I	
$2\sim170$	A	Α	A	A	A	A	A	
171 ~ 288	Α	Α	Α	A	Α	Α	В	
289 ~ 544	A	Α	Α	Α	A	В	С	
545 ~ 960	A	Α	Α	A	В	С	D	
961 ∼ 1632	A	Α	Α	В	С	D	Е	
$1633 \sim 3072$	A	Α	В	С	D	Е	Е	
3073 ~ 5440	Α	В	С	D	Е	Е	Е	
5441~9216	В	С	D	Е	Е	E	Е	
9217 ~ 17408	С	D	Е	Е	Е	E	E	
$17409 \sim 30720$	D	Е	Е	Е	Е	E	Е	
≧ 30721	Е	Е	Е	Е	Е	Е	Е	

2. 檢驗條件 / INSPECTION CONDITION

檢查和測量在下列條件下進行的,除非另有規定。

The inspection and meaurement are performed under the following conditions, unless otherwise specified.

溫度 / Temperature: 25±5℃ 濕度 / Humidity: 50±10%R.H.

壓力 / Pressure: 860~1060hPa (mbar)

檢驗員拿的面板和眼睛之間的距離 / Distance between the panel and

eyes of the inspector≥30cm

- 18 - REV.: A01 2018/01/15

3. 品質檢驗規格 / SPECIFICATION FOR QUALITY CHECK

3.1 缺陷分類 / DEFECT CLASSIFICATION

嚴重度	檢驗項目	缺陷	備註
Severity	Inspection Item	Defect	Remark
主要缺陷	1. 面板	(1) 無顯示	
Major	Panel	Non-displaying	
Defect		(2) 線缺陷	
		Line defects	
		(3) 故障	
		Malfunction	
		(4) 玻璃破損	
		Glass cracked	
	2. 軟板	(1) 軟板尺寸超規	不能組裝
	Film	Film dimension out of	Can not be
		specification	assembled
	3. 尺寸	(1) 外形尺寸超規	
	Dimension	Outline dimension out	
-L	4 7 to	of specification	
次要缺陷	1. 面板	(1) 玻璃刮傷	
Minor Defect	Panel	Glass scratch	
Defect		(2) 玻璃切割異常	
		Glass cutting NG	
		(3) 玻璃崩邊、崩角	
	0 /5 // / / /5	Glass chip	
	2. 偏光板	(1) 偏光板刮傷	
	Polarizer	Polarizer scratch	rrationer room.
		(2) 表面汙漬	外觀缺陷
		Stains on surface	Appearance
		(3) 偏光板氣泡	defect
	3. 顯示	Polarizer bubbles (1) 暗點、亮點、髒污	
		, , , , , , , , , , , , , , , , , , , ,	
	Displaying	Dim spot Bright spot dust	
	4. 軟板	(1) 損傷	
	Film	Damage	
		(2) 異物	
		Foreign material	

- 19 - REV.: A01 2018/01/15

3.2 出貨規格 / OUTGOING SPECIFICATION

щу	T TOTALINA				允收		
項目	描述	標準					
Item	Description		水準 AQL				
I. 面板	1. 玻璃刮傷				次要		
Panel	Glass scratch	寬 / Width	長 / Length	容許個數	Minor		
		(mm)	(mm)	number of			
		W	L	pieces			
			रेन्स परित	permitted			
		W≦0.03	忽略	忽略			
			Ignore	Ignore			
		0.03< W≤0.05	L≦1	1			
		0.05< W		無			
				None			
		顯示區外		忽略			
		beyond A.A.		Ignore			
	2. 玻璃破損	(1) 裂紋 / Crack	主要				
	Glass crack						
		Propagation cr					
		3					
		•					
	3. 玻璃崩邊、崩角	(1) 崩角 / Chip on corner					
	Glass chip	() /4/4/ 4			次要 Minor		
	·	` < //	<				
			>//				
		***	/				
		2					
	(2) 崩邊 / Chip on edge						
		() 14/4/2					
		The state of the s					
			//				

項目 Item	描述 Description	標準 Criterion					
I. 面板 Panel	3. 玻璃崩邊、崩角 Glass chip	崩角	次要 Minor				
anor	Glado onip	Chip on corner	Size (mm)	崩邊 Chip on edge	Size (mm)		Willion
		X	<u>≤</u> 1.5	X	≦3.0		
		Y	 ≦2.0	Υ	 ≦1.0		
		Z	≦t	Z	≦t		
		備註 / Note: 1. t = 玻璃厚度 t = glass thickness 2. 崩邊或崩角延伸到 ITO 導線是不能接受的。 Chip on the corner extending into the ITO contact is not acceptable.					
	4. 尺寸	請參閱圖紙	主要 Major				
Ⅱ. 偏光板	Dimension 1.刮傷	Refer to the drawing of the spec					
Polarizer	Scratch						
	2. 表面汙漬	表面汙漬無法用軟布或類似的清潔物輕輕擦拭					
	Stains on	去除。					
	surface	Stains cannot be removed even when wiped lightly with a soft cloth or similar cleaning.					
	3. 偏光板氣泡		次要				
	Polarizer bubble		尺寸 Size	容許(number pieces pe	er of		Minor
		(⊅≦0.2	忽 即			
				Igno	-		
			<u>Φ≦0.5</u>	2			
		0.5<		0	. F		
			ī示區外 rond A.A.	忽 Igno	-		
		l Dey	OIIU A.A.	ı igile	иG		

項目	描述	標準				
Item	Description	Criterion	水準 AQL			
III. 顯示 Displaying	1. 耗電 Power	該模組的工作電流消耗不應超出產品規格書的 規範。	主要 Major			
	consumption	The module operating current consumption should not go beyond the standard indicated in Product Specification				
	2. 像素尺寸	顯示像素的尺寸的公差應規格的±25%之內。	次要			
	Pixel size	The tolerance of display pixel dimension should be within ±25% of specification.	Minor			
	3. 顔色	依據產品規格。	主要			
	Color	Refer to the product specification.	Major			
	4. 亮度	依據產品規格。	主要			
	Luminance	Refer to the product specification.	Major			
	5. 暗點、亮點 、	1.	次要			
	髒污	平均直徑容許個數	Minor			
	Dimming	Average diameter number of				
	spot \ Lighting	D:(mm) pieces permitted D ≦0.1 忽略				
	spot · Dust	lgnore				
		0.1 < D ≤0.15 1				
		0.15< D ≤0.2 1				
		0.2 < D 0				
		顯示區外 忽略				
		beyond A.A. Ignore				
		D=(長邊直徑 + 短邊直徑)/2 D=(long diameter + short diameter)/2 像素暗點是不允許。 Pixel off is not allowed.				

項目 Item		描述 Description	標準 Criterion					
III. 顯示 Displaying		暗點、亮點 、 髒污 Dimming spot 、Lighting spot、Dust		gi width(mm) W ≤ 0.03 0.03< W ≤ 0.05 0.05< W	長 length(mm) L 忽略 Ignore L≦1	容許個數 number of pieces permitted 忽略 Ignore 3 無 None	次要 Minor	
N/ ±6+C	4	T-4	#	beyond A.A.		Ignore	主要	
IV. 軟板 Film	١.	尺寸 Dimension		軟板尺寸超規。				
	2.	損傷 Damage	Film dimension out of Spec. 破損;深刮傷;深摺痕;深壓痕或其他損害是不能接受的。 Crack; deep scratch; deep fold; deep pressure mark or other damage is not acceptable.					
	3. 異物 Foreign material			導電異物附著在導線,軟板和玻璃之間的異物是不能接受的。 Conductive foreign material sticking to the leads, foreign material between film and glass are not acceptable.				

- 23 - REV.: A01 2018/01/15

14. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2: Response time

D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3: Viewing Angle

- 25 - REV.: A01 2018/01/15

APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-670, MINOLTA CS-100




B. CONTRAST / RESPONSE TIME / VIEW ANGLE

WESTAR CORPORATION FPM-510



- 26 - REV.: A01 2018/01/15

C. ESD ON AIR DISCHARGE MODE



APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE

Precautions for Handling

- 1. When handling the module, wear powder-free antistatic rubber finger cots, and be careful not to bend and twist it.
- 2. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.
- 3. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).






- 4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.
- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.
- 7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.










8. Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).






9. Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.






10. Use both thumbs to insert COF into the connector when assembling the panel. Please refer to the photo.



- 30 - REV.: A01 2018/01/15

- 11. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 12. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 13. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering.
- 14. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 15. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 16. Suggestion for soldering process:
 - i. TAB Lead- free soldering hot bar process
 - 1. Use pulse heated bonding tool equipment
 - 2. Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.
 - 3. Bonding Force:--4kg per centimeter square as the starting point.
 - 4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.



- ii. TAB Lead- free soldering wire processIn case of manual soldering (Lead- free solder wire)
 - 1. Solder wire contact iron directly: 280±5 °C at 3-5secs
 - 2. Solder wire contact TAB lead directly (near iron but not contact): 380±5 ℃, 3-5secs
 - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380 °C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.

- 32 - REV.: A01 2018/01/15

Precautions for Electrical

1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

3. Power on/off procedure

To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.




- 33 - REV.: A01 2018/01/15

4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

6. Residual Image (Image Sticking)


The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following four strategies to minimize image sticking.

- 1. <u>Employ image scrolling or animation</u> to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays.
- 3. Avoid displaying the characters or menu with high brightness level in a fix position for a long time or repeatedly. If necessary, using the auto fadeout technology.
- 4. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.






Scrolling example



Precautions for Mechanical

1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.

- 36 - REV.: A01 2018/01/15

Precautions for Storage and Reliability Test

1. Storage

Store the packed cartons or packages at $25 \% \pm 5 \%$, $55\% \pm 10\%$ RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

2. Reliability Test

RiTdisplay only guarantees the reliability of the OLEDs under the test conditions and durations listed in the specification.

- 37 - REV.: A01 2018/01/15